C674x uPP Receive Clock

Hi.

Would you please tell me if the receive clock is not constrained from the transmit clock at all in the uPP receive mode operation?

I understand the receive clock is only constrained from the CPU clock. (The incoming clock is not divided, and its maximum allowed speed is one fourth (¼) the device CPU clock speed.)

Thanks.

Best regards,
Tsutomu Furuse