This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Keystone II Linking RAM Base Address For QMSS Link0 base register

The Keystone II user guide memory map indicates that the Navigator Linking Ram base address is 0x02B00000.  The navigator user guide (SPRUGR9G) states that to use the navigator linking RAM, the link RAM base address of the QMSS must be set to 0x00100000.  Which is correct ?

  • Hi John,

    Thanks for your post.

    Your interpretation was not correct and it seems both the addresses are different in their contex of usage. Please see the below points to understand its usage.

    0x02B00000 is the Queue manager internal linking RAM base address where as, 0x00100000 is the base address for the first region of the linking RAM for Keystone II's QM1. To make it clear, inorder to use the QMSS’ internal Linking RAM, we need to specify a value of 0x00080000 for KeyStone I, 0x00100000 for KeyStone II’s QM1. Please check Table 4-4 from the user guide below:

    http://www.ti.com.cn/cn/lit/ug/sprugr9h/sprugr9h.pdf

    In general, Queue managers need to be programmed with identical descriptor memory regions and likewise, the linking RAM

    registers in both QMs need to be programmed identically. Please note that, Linking RAM 0 need to be configured to use internal QMSS memory where as for Linking RAM 1, it would use L2 or DDR. For efficiency reasons, it would be best to use the internal QMSS Link RAM memory.

    The Linking RAM Region 0 Base Address Register is used to set the base address for the first portion of the linking RAM. This address is used by the queue manager to calculate the 32-bit linking address for a given descriptor index. For more info. please see Table 4-1 for queue configuration region registers from the above user guide.

    I would recommend you to review the attached QMSS PPT slides for more understanding on QMSS descriptors and descriptor memory regions on slides 18 and 19.

    /cfs-file/__key/communityserver-discussions-components-files/791/0552.KeyStone-Multicore-Navigator.pptx

    Thanks & regards,

    Sivaraj K

    ----------------------------------------------------------------------------------------------------------------

    Please click the "Verify Answer" button on this post if it answers your question.

    ----------------------------------------------------------------------------------------------------------------