Dear Team,
Is it possible to connect LCD bridge to FPGA and communicate with it?
If so, what is the maximum throughput we can expect in this case?
Thanks and Best Regards,
SI.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Team,
Is it possible to connect LCD bridge to FPGA and communicate with it?
If so, what is the maximum throughput we can expect in this case?
Thanks and Best Regards,
SI.
Hi,
What is the application ? Can you please elaborate on this requirement.
Regards
Vasanth
Hi,
You may have to look at the Table 14-2. LIDD I/O Name Map (in SPRUH87D C5535 TRM) and choose right interface type to communicate to external device. May be microcontroller interface 6800 / 8080 suit this sort of application.
Considering LCD clock is
LCD_CLK = SYSTEM_CLK when CLK_DIV = 0 or
LCD_CLK = SYSTEM_CLK/ LCK_DIV when 0 < CLK_DIV <256
this may accommodate the required bandwidth based on the system clock frequency.
But, this type of application is not test and verified by us and so cannot guarantee. We also do not have any kind of throughput /bandwidth data for this application.
Hope this helps.
Regards
Vasanth