Hi,
Currently facing problem that DSP not able to receive data of size more than 3200bytes from FPGA connected with SRIO switch.
I got inputs from freescale processor people that Processor will have SRIO window size registers.
May I Know how to do the same in TI DSP (C6674) processor.
Thanks