This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3517 ECC problem

Hi,

I am developing CCS NAND flash writer. I want to know which ECC scheme (Hamming/ BCH) is used by RBL while loading  x-load.bin.ift in RAM. Also I want to know the offset (if any) required before writing the BCC output in spare region of a NAND page.

  • Vinay,

     

    u-boot has a command to switch the ECC format to HW ECC, which is the BootROM compatible ECC.

    # nandecc hw        (that's the u-boot command)

    This means that the u-boot nand driver has the code for HW ECC (ROM compatible).

     

    Regards,

    --Gunter

  • The Answer above is not an answer to the question.

    WHAT configuration does nandecc hw use?

    If somebody wants to write a function that writes nand-pages in a way that the BootROM accept it, the programmer needs to know the ecc config. (Sector-Size, Hamming or BCH, 16Bit or 8Bit Column, Topsectors?ECCsize...