Other Parts Discussed in Thread: AM3352
hello ,
We can't boot from XIP(non- muxed norflash),so we want to read value of 0x4030CE40, How do I do?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Other Parts Discussed in Thread: AM3352
hello ,
We can't boot from XIP(non- muxed norflash),so we want to read value of 0x4030CE40, How do I do?
Section 26.1.6.1 from the AM335X TRM Rev. L specifies:
- Addr/Data muxed device or a non-muxed (selected using SYSBOOT[11:10]) device
- Bus width selected by SYSBOOT[8]
What are your SYSBOOT settings on these pins? Also, since LCD_DATA are both used as SYSBOOT and XIP_MUX2 pins, please check that they are at the desired SYSBOOT values at reset release time.
For the trace vector values please check section 26.1.12 from the AM335X TRM Rev. L. Table 26-41 shows what each bit means.
Are you enabling the OCMC RAM that starts at 0x40300000? For Fast XIP, early in u-boot you have to enable a CM_ register and a PM_ register. Forl regular XIP boot the boot ROM does this.
Steve K.
I do not have any examples. But take a look at the CM_PER_OCMCRAM_CLKCTRL register in the TRM. I think you need to set the lower two bits to 2 and then loop to make sure the bits are set. That enables the clock. There might be more bits in other registers, but I am not sure.
Steve K.