Question about Cache Invalidate function

Kwanghun Kim

Prodigy 100 points

Dear TI,

Now I am using C6678 DSP CorePac.

In your document as below,

TMS320C66x
Literature Number: SPRUGY8
November 2010
DSP Cache
User Guide

I found I can use CACHE_invL2() & CACHE_invL1d() functions for Cache Invalidation.

But, I can use Cache_inv() also in C6678 package.

Could you explain Cache_inv() function briefly?

What is difference effect between Cache_inv() & CACHE_invL2()?

BRs, kwanghun

over 10 years ago

0 Raja over 10 years ago

TI__Guru* 81335 points

Hi,
I would suggest you to search on e2e. There are lot of posts on cache. We will get back to you shortly on the query.

0 Senthilkumar Srinivasan over 10 years ago

TI__Mastermind 43660 points

Hello Kwanghun,

You could also refer C66X CorePac User guide below to understand the Cache Invalidate function.

www.ti.com/.../sprugw0c.pdf

Regards,
Senthil

0 Senthilkumar Srinivasan over 10 years ago

TI__Mastermind 43660 points

Hello Kwanghun,

To my understanding, the Cache_inv() is a SYS/BIOS API function and CACHE_invL2() is a CSL based function.

You could refer SYS/BIOS user guide in the below link for more understanding about Cache_inv().

You could also refer csl_cacheAux.h in CSL package for cache function descriptions.

Path: ti/pdk_C6678_1_1_2_6/packages/ti/csl

Regards,

Senthil

0 Ralf Goebel over 10 years ago

Genius 3715 points

Hi,

please note that the CSL implementation (CACHE_...) doesn't account for cache related silicon bugs in the C6678 DSP (Advisory 7, 22 and 27). I strongly recommend to use the SYS/BIOS API instead.

Ralf

0 Raja over 10 years ago in reply to Ralf Goebel

TI__Guru* 81335 points

Hi Ralf,
Thank you for your additional input here.

Processors

Processors forum

Question about Cache Invalidate function