This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5K2E04 dual PCIe root complex init sequence

Hi All,

I'd like to get the PCIe Root complex init sequence running on PCIe0 and PCIe1 with the EVM_K2E under UBOOT.

Procedure from   §2.11.1.1 in SPRUGS6D is followed, bu the PLL_LOCK field remains '0'.

Here below is the sequence typed in at Uboot promt:

psc 10 en                                //enable clock & pwr PCIe0

psc 27 en                                //enable clock & pwr PCIe1

mw 0x0262014c 0x15           //DEVCFG : root complex PCIe0 & 1

mw 0x02320358 0x1c9         //PCIE_SERDES_CFGPLL - PCIe0

mw 0x02326358 0x1c9         //PCIE_SERDES_CFGPLL - PCIe1

md 0x0232015c 1                  //PCIE_SERDES_STS PCIe0 : remains at 0

md 0x0232615c 1                  //PCIE_SERDES_STS PCIe1 : remains  0

Console output :

 

U-Boot 2013.01 (May 28 2015 - 13:49:52)

I2C: ready
SPD csum OK; in SPD: 33 CC; computed 00000033 CC
DDR3A Speed will be configured for 1600 Operation.
Detected SO-DIMM [18KSF51272HZ-1G6K2]
DDR3 speed 1600
DRAM: 4 GiB

Reseting entire DDR3 memory to 0 ...
DRAM: 2 GiB
NAND: 512 MiB
Net: K2E_EMAC0, K2E_EMAC1, K2E_EMAC2, K2E_EMAC3, K2E_EMAC4, K2E_EMAC5, K2E_EMAC6, K2E_EMAC7
Hit any key to stop autoboot: 0
MCB # psc 10 en
psc_enable_module(10) - OK
MCB # psc 27 en
psc_enable_module(27) - OK
MCB # mw 0x0262014c 0x15
MCB # mw 0x02320358 0x1c9
MCB # mw 0x02326358 0x1c9
MCB # md 0x0232015c 1
0232015c: 00000000 ....
MCB # md 0x0232615c 1
0232615c: 00000000 ....
MCB #

Could you please indicate what else needs to be configured for a proper PLL_LOCK ?

Thanks & Regards

Phil