• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 659 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

EMIF16 Configuration in TMS320C6672

KIM KYOUNG
Prodigy 40 points
Other Parts Discussed in Thread: TMS320C6672

hi
TMS320C6672 and CCS5 are beging used
When the order is given to "CE-3" with "S/W" once, "WE" occers "15 times"
What should i do to deal with this?

we : WE(EMIFWE#, ),  cs : CE-3(Chip select 3)

  • 0
    Intellectual 310 points

    Hi...

    I'm working with Kim Kyoung. Let me explain more about the situations.

    We made a custom board with C6672 DSP and FPGA is connected by using EMIF16-CE3.

    When we write 16bit data to FPGA, we can find above images. (just like 15 back-to-back asynchronous write cycles)

    But when we use "memory browser" (just modify one register), we can find just one we signal is asserted.

    What is the difference between memory browser and SW?

    How can we solve this problem?

    Thanks.

  • 0 in reply to Wonbo Jeon
    TI__Guru* 81335 points

    Please do not duplicate thread for same issues. Please refer below thread for answers,

    Thank you for your patience.