• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 692 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Restriction on P/E Cycles of SD card

Oleh Mela
Prodigy 190 points

Hi,

I use CCS 6.0.1, DSP/BIOS 5.42.1.09, processor OMAP-L138 (DSP only), C6748 BIOS PSP 01.30.01.

For programming into SD card I use driver from BIOS PSP. Part of my program: "pDevOps->Blk_Write(handle, (Ptr)&MMCSD_TestInfo, srcmmcsdBuf, 0, 2);" is writing data to the sector 0 all the time. According to the SD card datasheet it has 3000 program/erase cycles, is it mean that after such amount of writing procedures my SD card stop working or will be demaged?

Best regards,

Oleh

  • 0
    Mastermind 6115 points
    HI Oleh,

    SD-card indeed have a limited write cycles but usually this is in the order of 100,000 write/erase cycles.
    Which SD-Card you are using? Is it SLC or MLC? SLC has more write/erase cycles as compared to MLC.
    After specified write/erase cycle on SD-card that block will become bad block, but you will be able to access other blocks of SD-Card.
  • 0 in reply to Arvind Singh
    Prodigy 190 points

    Hi Arvind Singh,

    I am using Swissbit s-40 SD card with MLC NAND.

    So, using PSP drivers should I manually control the amount of write/erase cycles? or evenly consumption of cells life duration can be provided by internal feature of SD card?


    Thanks for Your help.

  • 0 in reply to Oleh Mela
    Mastermind 6115 points
    Hi Oleh,

    Yes you may control the amount of write/erase cycles .
    Their are some internal features of SD Card like Wear Leveling & Bad Block Management algorithms which increases the cell life duration.
    In Wear leveling write/erase are distributed evenly and no single erase block prematurely fails due to a high concentration of write cycles.