This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAPL138 EMAC does not suspend at breaking

Other Parts Discussed in Thread: OMAPL138, OMAP-L138

Hi,

I am making EMAC driver for the OMAPL138 on the original board.
The first on logic evaluation board, Zoom OMAP-L138 eXperimenter Kit, EMAC has not received packet in breaking by debugger.
however at the orignail board, EMAC receives a packet even though it is being break.

both of boards is using same EMAC driver, then I was confirmed that both the EMCONTROL register has been set "Emulation suspend".
Why I do not know whether EMAC receives a packet in the break in the original board.

Regards,
shino.

  • Dear Shino,
    Can you please elaborate on your problem ?

    Flash this code and check the operation.

    Are you using the same PHY for your custom board as LogicPD using ?

    What do you mean by "breaking debugger" ?
    Halting the emulator process on CCS

    What is the value stored in EMCONTROL register ?
    Which bit is set FREE or SOFT ?
  • Dear Titus S.

    Thank you reply.

    >Can you please elaborate on your problem ?

    My problem is that RXERRCODE of MACSTATUS register becomes 2(Ownership bit not set in SOP buffer).
    I think that receive buffer are depleted, because even if CPU is suspended, EMAC forwards the received frame.


    > Are you using the same PHY for your custom board as LogicPD using ?

    No, custom board has Micrel switch as PHY.


    > What do you mean by "breaking debugger" ?

    it means in the break state by presses suspend button in CCS debug.


    >What is the value stored in EMCONTROL register ?
    >Which bit is set FREE or SOFT ?

    EMCONTROL register is set SOFT bit only.

    I wonder if PHY is not accept packet in LogicPD ?

    Best regars,
    Shino.