AM335x Write Protect Signal (WPn) Timing

Daisuke Maeda

Guru 20215 points

Is the Write Protect Signal (WPn) controlled like a GPIO output by the GPMC_CONFIG[4].WRITEPROTECT bit?

If not so, is there the timing information for the Write Protect Signal (WPn)?

Best regards,

Daisuke

0 Biser Gatchev-XID over 9 years ago

Yes, the signal is controlled by the GPMC_CONFIG[4].WRITEPROTECT bit value.

0 Daisuke Maeda over 9 years ago in reply to Biser Gatchev-XID

Guru 20215 points

Hi Biser-san,

Thank you for your reply.

When the WRITEPROTECT bit is 0h, is the WP output pin held low (active) during a idle cycles?

Best regards,

Daisuke

0 Biser Gatchev-XID over 9 years ago in reply to Daisuke Maeda

Yes, it should be held low if it's pinmuxed to the GPMC_WPn mode.

0 Daisuke Maeda over 9 years ago in reply to Biser Gatchev-XID

Guru 20215 points

Hi Biser-san,

Thank you for your reply.

Best regards,

Daisuke

Processors forum