• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 244 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

6747: EMIFA max read rate?

Chris Nielsen
Intellectual 605 points

If EMIFA was connected to a very fast 16-bit device (FIFO capable of exceeding any DSP timing specs), what is the maximum read rate that could be expected?  Please assume a 300 MHz 6747.  Can SETUP and HOLD be set to 0 so that only STROBE time is required, basically it would go into a burst-like mode.  The burst mode is available with the 5509A EMIF and I am surprised to see it not included on the 6747.  Am I missing its documentation somewhere?  thanks

  • 0
    TI__Guru* 84110 points

    The documents you want to read are the datasheet and the EMIFA User's Guide. Different DSPs support different mixes of peripherals depending on what the spec writers considered to be the requirements for each DSP.

    The C6747 EMIFA support NOR Flash/SRAM, NAND Flash, and SDRAM.

    In Async mode, the fastest cycle time is 3 EMA_CLK cycles. No, you cannot set any of the three timing regions less than 1 each.

    Perhaps the SDRAM interface would work for you, but it has the added baggage of being an SDRAM interface and not a pure burst, so there would be RAS/CAS cycles, etc.

    What else did you like about the C5509A?

     

    If this answers your question, please click the Verify Answer button.