This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Controlling linker sections with DSP/Bios 6

I am working with CCS4 and DSP/Bios 6 on a ‘C6747,

How do I get more control of where sections are placed in the Linker.

The XDC Platform allow you to select the memory location for Code, Data, Stack.

The way the individual sections are grouped in Code, Data, Stack does not meet my needs.

How do I assign a memory block to individual sections like  .bss, .cinit, .text, .const, etc.

 

 

Thanks