• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 656 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[K2H] SPI timing requirement

Naoki Kawada
Guru 19890 points

Hi,

My customer is designing their target board with K2H and concerned SPI timing requirement for SPIDOUT-SPC.
Datasheet specifies max value (5ns) for this parameter, but it does not specify min value. Can you confirm this ?
I think min value is important rather than max value.

Just for your information. They are considering to connect SPI Flash and its timing requirement for setup/hold time for incoming data is 2ns(min)/3ns(min).

Best Regards,
Naoki

  • 0
    TI__Mastermind 43660 points
    Naoki,

    The SPIDOUT-SPC (#4) is the delay between the initial data bit valid on SPIDOUT to initial edge on SPICLK. For this parameter, the specification is available only for the maximum limit and i don't think there is a need for minimum delay.

    If you are looking for the setup and hold time requirements, please refer parameter #7 and #8 in table 10-40.

    Regards,
    Senthil