This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

debug steps for idle

in the http://processors.wiki.ti.com/index.php/OMAP35x_Debug_Steps_for_Idle_Entry   I am confused with the "Other things to look at" step 1.

Are they refering to the off mode mux bits? There is only one mux mode defined for these pins (MODE 0). Could you give an example of just what bits need to be set for these two pad registers?