Hi ,
I am trying to write a sample code for pcie which is use to communicate between keystone II processor and fpga chip , can anyone has reference ??
Regards,
prakash
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi ,
I am trying to write a sample code for pcie which is use to communicate between keystone II processor and fpga chip , can anyone has reference ??
Regards,
prakash
Hi Prakash Kumar,
Welcome to the TI E2E forum. I hope you will find many good answers here and in the TI.com documents and in the TI Wiki Pages (for processor issues). Be sure to search those for helpful information and to browse for the questions others may have asked on similar topics (e2e.ti.com). Please read all the links below my signature.
Thank you.
Note: We strongly recommend you to create new e2e thread for your queries instead of following up on an old/closed e2e thread, new threads gets more attention than old threads and can provide link of old threads or information on the new post for clarity and faster response.
For PCIe device (EP), you can refer below sample code.
/cfs-file/__key/communityserver-discussions-components-files/791/5226.2350.pciedemo.c
PCIe Linux host loader demo codes have legacy interrupt usage when the EVM(C667x) is configured as EP mode.
Thank you.
can you suggest me any other sample code (because i have to write a device driver code for pcie ,this driver code should use the APIs present in "linux_xx_xx_xx/driver/pci/host/keystone-pcie.c file" ).