This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5728 MCASP CLK Scheme for ADS1278

Other Parts Discussed in Thread: ADS1278, AM5728

Hello,

Im looking to read from two ADS1278 ADCs daisy chained together using the MCASP port on the AM5728. We have done this in the past using a MCBSP port on the DM3xxx processor with little issue. The main goal this go around is to have two independent, synchronous MCASP CLKs that can be used for the ADS1278 MCLK and SCLK. Using MCBSP last time we had MCLK and SCK tied together and we lost some flexibility in adjusting sample rates because our bus clock and master sample clock were the same. Any ideas or suggestions?