Dear all,
In K2K SoC, we are planning to use PCIe interface to directly write quite large amount of data (~12KB) to DDR3 memory location and generate an interrupt to the DSP C66x core to use the data. As PCIe in one inbound transaction can only write 256 bytes of data, I am wondering to write 12KB of data in DDR3, does PCIe generates multiple interrupts and DSP SW has to take care? Or there is any better alternative to do so where DSP core gets only one interrupt after completion of 12KB write to DDR3 memory?
Please suggest and provide reference to related literature.
Regards,
Atanu