PRU-ICSS does not receives an interrupt event from EHRPWM0

Vladimir Sazonov

PRU-ICSS does not receives an interrupt event from EHRPWM0. I checked that EHRPWM0 actually generates an interrupt. I also simulated interrupt event through SISR register, everything works. OCP master ports are enabled. But! The real interrupt signal from the EHRPWM0 does not arrive! What's the problem? May be necessary to enable the OCP slave port but I have not found such an setting in the registers of PRU-ICSS .

over 9 years ago

0 Thomas Langhammer over 9 years ago

Intellectual 580 points

Should be the same issue as here:
e2e.ti.com/.../1825078

You need to clear an undocumented bit in order to be able to use this interrupt.

0 Vladimir Sazonov over 9 years ago in reply to Thomas Langhammer

Intellectual 370 points

Thanks, Thomas!

Wow! Need to be a telepath to guess about all it.
That is, the event from EHRPWM0 is available only in Ethercat mode?
I will to try this method at the evening, I am at work now.
But I do not understand, it is a bug in the processor or an error in the documentation?

Best regards,
Vladimir

0 Thomas Langhammer over 9 years ago in reply to Vladimir Sazonov

Intellectual 580 points

The event from EHRPWM0 (43) is only available in non-Ethercat mode (as all of the events 32-55 are). By default the Ethercat mode is set (however I do not know why this is default). To put the PRU in non-Ethercat mode it is necessary to clear a Bit in the undocumented regixter 0x2c.
I think all the Ethercat stuff was removed from public documentation, so this register description was also removed, but it was not noticed that it is necessary to write an ethercat register in order to put the PRU in normal operation for these events.

0 Vladimir Sazonov over 9 years ago in reply to Thomas Langhammer

Intellectual 370 points

Miracle! All is working! Thomas, thank you very much!

Processors

Processors forum

PRU-ICSS does not receives an interrupt event from EHRPWM0