Hi,
together with my team I'm working on project that include AM3351.
For the first prototype we used AM3352BZCZ30 (ZCZ@300MHz) with 19.2 MHZ clk input @ 1V1 core voltage, core clock is set to 300 MHz. Clock configuration for SPL and U-boot is based on the following guide and excel sheet : https://e2e.ti.com/support/arm/sitara_arm/f/791/t/361298. With this setup CPU works fine on 300 MHz.
However, after TI release AM3351 we decide to switch from current solution to the AM3351BZCE60 (ZCE @ 600MHz). We are using same 19.2 MHz clkin and core voltage (1V1). With new processor we found some strange behavior when using the same clock configuration. According to Linux, core freq is 600 MHz (checked with cat /sys/bus/cpu/devices/cpu0/cpufreq/scaling_cur_freq) instead of expected 300 MHz. Also there is very low effective CPU performance comparing with ZCZ@300 MHz even that Linux shows that it ruins on 600 MHz. This is especially noticed with low Ethernet performance and increased context switching time.
Is there any differences regarding cpu core clock settings between ZCZ and ZCE AM335X devices ?
Looking forward to your feedback.
Regards.