Champs,
A design needs to guarantee safe power down sequencing of AM5728 SoC. what is the recommended hold capacitance that will allow the PMIC enough time to safely execute PD sequence.
thanks
Michael
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.