• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 501 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

6657, boot from I2C EEPROM

Svetlana Feldman
Prodigy 130 points

Hi,

I would like to Boot from an I2C EEPROM where I would configure PCI registers and then load SW through the PCI.

Right now I Boot from PCI but the default available memory allocation options are not compatible to my system requirements.

When I choose Boot from PCI there is also a possibility to configure the input clock frequency via strap pins.

I don't understand how will the device now the frequency of the input clock if it is not possible to configure it with the strap pins once you are not using PCIe for Boot.

The frequency of the input clock in my design is 100MHz.

Thank you,

Svetlana.

  • 0
    TI__Guru* 81335 points

    Hi Svetlana,

    Welcome to the TI E2E forum. I hope you will find many good answers here and in the TI.com documents and in the TI Wiki Pages (for processor issues). Be sure to search those for helpful information and to browse for the questions others may have asked on similar topics (e2e.ti.com). Please read all the links below my signature.

    We will get back to you on the above query shortly. Thank you for your patience.

    Note: We strongly recommend you to create new e2e thread for your queries instead of following up on an old/closed e2e thread, new threads gets more attention than old threads and can provide link of old threads or information on the new post for clarity and faster response.

  • 0
    TI__Mastermind 43660 points
    Svetlana,

    Please refer section 6.29 PLL Boot Configuration Settings in device data manual where you can find the supported/recommended input clock frequencies and its PLL settings for various boot strap options. This configuration settings would be applicable for all the boot modes.

    Regards,
    Senthil