This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C6472 Utopia2

Hi,

I've been trying to get just a basic configuration setup for the Utopia peripheral on this DSP to test firmware I developed in a Xilinx FPGA and nothing is working correctly.

If for example I power up in HPI boot mode (preferred method) then I can access all registers/memory to enable booting an application. The datasheet states I should be able to configure the other peripherals as well, but none of the settings I write are reflected in the PDMA or Utopia registers. I have the Utopia enable bit set, I can observe URCLAV and UXCLAV are both high, and my UXCLK and URCLK are both provided by the FPGA at configuration. The only time I ever see any kind of life in these registers is if I change my boot mode to Utopia (16bit) at PLLx20 of main PLLCTL (bootmode=1000). Then I see the PID set, UCR... all registers go to a default setting, but when I try to configure it myself, everything reads 0x0 (in a debug session).

Any ideas or suggestions as to what I may be doing wrong? Also, I can find no example for this interface anywhere which is a little annoying. There is a demo for everything except this and HPI in the SDK for the EVP6472... and no .lib in the CSL yet...

 

Regards,

Charles