This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How does dsp know the clk rate?

Out board has been using  a 456 MHz clock, but the Platform.tci has the clock set to 300. When we use TSK_sleep(5) and measure the ticks using TSCL TSCH, assuming 456 ticks per us, the sleep time is 5 ms. Changing the clock rate in Platform.tci has no affect on this. If I change the plls to a different clock rate, TSK_sleep is no longer accurate.

How does the dsp know the DSP clock is 456 MHz? How does TSK_sleep() know how to sleep for ms?

  • Hi Harry,

    According to the DSP/BIOS API Reference Guide, you can change the clock rate as follows:

    DSP Speed In MHz (CLKOUT)
    . This number, times 1000000, is the number of instructions the
    processor can execute in 1 second. You should set this property to match the actual rate. This
    property does not change the rate of the board. This value is used by the CLK manager to calculate
    register settings for the on-device timers.
     
    Tconf Name: CLKOUT     Type: Int16
    Example:    bios.GBL.CLKOUT = 133.0000;

    Best regards,

        Janet

  • There was a suggested answer and since there has been no active on this thread for more than a week, the suggested answer was marked as verify. Please feel free to select the "Reject Answer" button and reply with more details.