Hi Support,
Would like to find out on the followings as currently need to design PCIe interface between TI C66 DSP processors.
1. How to interconnect the 2 lanes PCIe between x2 C66 (within a card / card to card)? Any reference design? How to configure which C66 is root complex or end point?
2. For software side, what do we need to configure for the C66 (RC and EP)?
3. Any other things need to take care when design this PCIe interface between C66?
Thanks.