• Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 608 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to generate .CFG file in RTSC project

vidya krishnamoorthy
Expert 2865 points

Hi,

I am working on 66AK2HK14 processor.

I want to make a .cfg file with our customized memory map.

Please suggest how to make it.

  • TI__Genius 10825 points
    Hi Vidya,

    Can you provide more details? The .cfg file is used for configuring the RTOS and can also be used to place sections in memory segments.

    Would like to configure RTOS for your application? If yes, I would recommend starting from an example provided in the SDK and reading the RTOS documentation for more information.

    Or, would you like to place RTOS sections in your custom memory map using .cfg file? You can find details about placing RTOS sections in this wiki: processors.wiki.ti.com/.../BIOS_FAQs

    Vikram
  • in reply to Vikram Adiga
    Expert 2865 points

    Hi Vikram,

    Thanks for sharing the info. I will look into the link you have suggest,

    I have given some details of our project below,

    We have designed a pcb with 66AK2HK14. We are developing application which will loaded to dsp cores of 66AK2HK14 through mpmcl utility running in arm kernel.

    We have assigned some of sections to DDR and MSMCRAM. but when we do that , we are not able to load the file in mpmcl and getting error.

    I want to know how to assign memory which will not create any conflict between arm and dsp processor.

    For ex:- In our pcb we have 2GB ddr .

    How to map this ddr memory region to both ARM and dsp.

    Do i need to spilit the memory and assign to both processor ?

    Please suggest,

  • in reply to vidya krishnamoorthy
    TI__Genius 10825 points

    Hi Vidya,

    I discussed your questions with our RTOS kernel expert. You probably need to split the DDR memory and assign separate segments to the processors. To do that you would need to create a RTSC platform with custom memory ranges for the RTOS application. I would recommend watching the platform wizard demo ( rtsc.eclipse.org/.../Creating_Platform_Packages ) to help you with platform creation.

    Vikram