• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 613 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[TDA2x Silicon] Short I2C fall times

ROGERG
Mastermind 36780 points

Dear Experts,


customer is seeing very short I2C fall times (~2ns) instead of the 20+ ns mentioned in the DM.

He already tried to decrease the drive strength and  increase the pull-up resistor, but unfortunately without any major change of the fall time.

I already had one post open with regards to this ( ).

Is there anything else, which could help to decrease the fall time to a valid range?

Many thanks and best regards

  • 0
    TI__Mastermind 25130 points
    Hi Gregor,
    I will start an internal thread.
  • 0
    TI__Mastermind 25130 points
    Hi Gregor,
    The I2C buffers for I2C3,I2C4, and I2C5 indeed perform faster than recommended in the I2C spec. It is because those I2Cs are mux options on other modules pins instead of having their own dedicated I2C-compliant buffers.
    Technically speaking, it IS a deviation from the spec, but as far no issue is seen to date, there is no need to take any further steps.
    I would recommend you to perform long-term (for days) i2c communication test to make sure everything is fine with current set-up.
    I personally think that most of the modern I2C devices on the market would not complain for faster fall times.
    Regards,
    Stan