• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 678 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler: enabling cache on DSP

Poonam Metkar
Intellectual 270 points

Tool/software: TI C/C++ Compiler

Hello evryone,

I am using TDA 3X version 2.11.

I want to access cache for most frequently Data.

How to enable cache on DSP.

Please guide me and provide the solution for same.

Best Regards,

Poonam

  • 0
    TI__Expert 4885 points
    Hi, Poonam,

    Experts have been notified and will reply here.

    Regards,
    Mariya
  • 0 in reply to Mariya Petkova
    TI__Mastermind 30245 points
    Hi Poonam,

    You can refer to the implementation of vision_sdk\src\main_app\tda3xx\cfg\DSP_common.cfg.
    The BIOS call of Cache_setSize will set the desired cache size for the L1P, L1D and L2 DSP cache.

    Additionally you would need to set the MAR registers to make a region cacheable. Both these configurations are in the above mentioned cfg file.

    Additionally from code at run time you can set the cache using Utils_dspCacheInit from file vision_sdk\src\utils_common\src\utils_cache_c66x.c

    Hope this helps.

    Regards,
    Piyali