• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 1036 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Starterware/PROCESSOR-SDK-AM335X: Base address for Nand flash

Mohasinali Attar
Intellectual 630 points
Part Number: PROCESSOR-SDK-AM335X

Tool/software: Starterware

I am using sitara AM335x EVM  board.

On board there is micron board having 256MB nand flash

In starterware code, Base address for this flash is takes as 0x10000000 and CS region size is 256 MB

It is initialised as follows

#define NAND_CS0_BASEADDR      (0x10000000)
#define NAND_CS0_REGIONSIZE    (GPMC_CS_SIZE_256MB)   //256MB


Now on my custom board there is only one  512MB nand flash connected to chip select 0.

So what should be the base address and CS region size.

NAND flash is of 8 bit data size.

  • 0
    TI__Guru** 116170 points
    NAND (8-bit and 16-bit) memory devices using a standard NAND asynchronous address/data-multiplexing scheme can be supported on any chip-select with the appropriate asynchronous configuration settings. So unlike NOR or accessing ASIC or FPGAs using this interface, NAND intterface is not direct addressable, you can`t read and write to NAND by directly addressing the CS0 address space. If that was the case your NAND memory size would have been limited to 256MB which is the max addressable space on this device.

    The only GPMC Chip select configuration that matters with NAND is the settings described in TRM in section 7.1.2.3.12.1.1. You are using only one chip select, so you can leave the region size for CS to maximum Region size which is GPMC_CS_SIZE_256MB. Also, you can leave the base address as is and access the 512MB NAND.

    Hope this helps.

    Regards,
    Rahul