This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
PCIE maximum outbound transfer size is 128 bytes, which is limited by EDMA CC/TC. From C6678 datasheet:
CC0 TC0/TC1 DBS=128 bytes, so if you use PCIE with CC0 TC0 or CC0 TC1, you can have the DBS=128 bytes, that is PCIE outbound payload size is 128 bytes. "For the PCIe outbound transfer, if using EDMA3 CC0 with TC0 or TC1, the data payload in the TLP is 64 bytes that is not equal to the data burst size (DBS) of the EDMA transfer controller (TC),"======> how you concluded/observed this?
Regards, Eric