This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5728: PCIe clock to FPGA

Part Number: AM5728

Hi,

In our customize design we are suing PCIE of AM5728 to communicate with FPGA

AM5728 -------> FPGA

AM5728 is as root complex and FPGA as a End point. My question is in this case DSP will generate PCIe clock to give FPGA if we set it as Root Complex 

We have connected PCIE Clock to the FPGA Clocks . Will it work ? Can DSP generate PCIe clock internally or we have to supply Clock from External Source.

Regards

Neelam

  • The PCIe experts have been notified. They will respond here.
  • Yes, The AM572x series of devices are capable of supplying the PCIe REFCLK. This is accomplished via DPLL_PCIe_REF, which is controlled by the PRCM and is derived from SYS_CLK1. Please refer to Figure 26-15 in the TRM for an overview of PCIe clocking and Figure 26-19 for a more in-depth discussion of same. Also, section 26.4.5 of the TRM provides a low-level subsystem programming guide that you may find useful in trying to better understand the clocking topology and APLL/DPLL relationships. Steps 12 and 13 are particularly pertinent to your question.

  • Hi,

    Thanks !

    It is also possible to generate by using bare metal coding(non os based coding).

    We are using Linux OS.Therefore, we have to modify the Linux kernel level driver to generate this PCIe Ref Clock. Can you please help on this. Can you provide some documentation on this.

    Regards

    Neelam