• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 1148 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/TCI6636K2H: interrupt mapping to GIC (generic interrupt controller)

Wladislav Wiebe
Prodigy 30 points
Part Number: TCI6636K2H


Tool/software: Linux

Hi,

refer to: http://www.ti.com/lit/ds/symlink/tci6636k2h.pdf

- Table 6-24 list the ARM CorePac interrupt inputs

It is mentioned that "Event No. 0 is identical to ARM GIC interrupt ID 0."
But e.g. the PCIE_INT1 which has interrupt ID 27, is in reality the Virtual Timer based on the GIC 400 spec.

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0471b/DDI0471B_gic400_r0p1_trm.pdf

How to translate the interrupt ID mapping in the HW manual to the GIC?

btw. I also didn't found this information on

processors.wiki.ti.com/.../Configuring_Interrupts_on_Keystone_Devices

 

Thanks!

- Wladislav Wiebe

  • 0
    TI__Guru**** 161600 points
    Hi Wladislav,

    In linux you can refer to the following sources:
    keystone.dtsi
    keystone-k2hk-evm.dts
    In these dts files you can specify the irq numbers dedicated to the corresponding device. The translation afterwords is done by
    drivers/irqchip/irq-keystone.c
    virt/kvm/arm/vgic.c

    Hope this helps.

    Best Regards,
    Yordan
  • 0 in reply to Yordan Kovachev
    Prodigy 30 points
    Hi Yordan,

    I am more referring to the cortex-a15-gic mapping.
    As the hardware manual says "Event No. 0 is identical to ARM GIC interrupt ID 0."
    But e.g. the PCIE_INT3 which has interrupt ID 29,
    is in reality the Secure Physical timer based on the GIC 400 spec.

    I've confirmed by checking:
    cat /proc/interrupts
    45: 0 0 0 0 GIC 29 Edge arch_timer
    so it is the timer, and not the PCIE_INT3 as mentioned in the HW reference manual.

    I would like more to understand how to interpret the interrupt ID's in HW manual
    in relation to the cortex-a15-gic.

    Thanks a lot!
    - Wladi