• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 417 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XEVMK2EX: K2E EVM NAND Flash Layout implementation

Tarang Jindal68
Intellectual 820 points

Part Number: XEVMK2EX

Hello, 

The Used NAND Flash in K2E EVM has a size around 10.5mm x 13mm but in layout a wider boundary is provided with 4 holes on 4 corners of this boundary. Why these holes and this wider boundary is provided. can we avoid this extra boundary and holes? 

Thanks and Regards

Tarang Jindal