• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 184 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Variation in Timer interrupt

venu gopal
Prodigy 30 points

Hi,

We are using DM6437 processor and our project is vision based system. Here we are processing images to processor and applying the algorithms then we will be displaying the images on display. We are using CAN interface(HECC)  for controlling the our algorithm. We have used VPFE driver for Video capture and VPBE driver for back end display processing. Actually we are using the timer with high priority for CAN interface in our application and reading the messages with polling concept, but  there is a latency in timer( Randomly  we are getting variation in interval between two successive timer interrupts). if we disable the VPFE we are not getting the any latency. kindly resolve this issue.

My contact number : +91 - 9922953550

Thanks & Regards

Venugopal T

  • 0
    TI__Mastermind 41665 points

    venu gopal said:
    Actually we are using the timer with high priority for CAN interface in our application and reading the messages with polling concept, but  there is a latency in timer( Randomly  we are getting variation in interval between two successive timer interrupts).

    When you say there is a latency, how much time are you talking about, how wide is the variation in interval?

    venu gopal said:
    if we disable the VPFE we are not getting the any latency. kindly resolve this issue.

    The timer should not be directly impacted by the VPFE being active, however if the VPFE is generating regular interrupts which are taking time to be serviced, it could delay the perceived timer interrupt event timing. In other words, my suspicion would be that the VPFE ISR is blocking the timer interrupt event from happening causing the delay. This could be improved by minimizing the time the CPU spends in the VPFE ISR.