• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 604 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2G02: EVM Question about DDR3L

Brian Antheunisse
Expert 5335 points

Part Number: 66AK2G02

Hi champs,

I have a customer using the K2G in a design, and they are about to create their custom board based on the EVM. The EVM shows four 4-Gbit (512M × 8) DDR3L chips (MT41K512M8RH-125) from Micron to obtain a memory size of 2GByte and one DDR3L chip is interfaced to the ECC data bus CB00-CB03, CBDQS, and CBDQM on EVMK2G board.

Since 128MB of DDR3L is enough for their application, can they just use only ONE DDR3L chip, MT41K64M16TW-107:J? It is a 64MB x 16bit part. 

"The DDR3L with x32bit configuration are very expensive and hard to find. The Figure 7-41 in technical Reference Manual, spruhy8e, shows an example configuration of the EMIF for connection to 2x16-bit DDR3L memories per chip select without ECC. Is it possible to have 1x16-bit DDR3L configuration? I am not sure if we are allowed to not to connect DDR3_D[31:16] to the 2nd DDR3L since DDR3_A[0] increments by 4 bytes. If we are allowed to use just ONE x16-bit DDR3L chip what are the changes we need to make based on Figure 7-41 in TRM?"

  • 0
    TI__Mastermind 42545 points
    Hi Brian,
    A x16bit DDR interface is certainly possible. We will be releasing the K2G Industrial Communications Engine which includes a single x16bit DDR3L memory device. Note that reducing the bus width to x16bits will reduce your throughput as well. Be sure that a reduction in throughput will not limit your application.
    Regards,
    Bill
  • 0 in reply to Bill Taboada
    TI__Expert 5335 points

    Bill,

    Thanks for the response. Can you elaborate a little on the question regarding what changes would need to be made from the figure above to implement a 1x16-bit DDR3L? Can you just not connect any second chip to DDR3_D[31:16]?

    Regards,

    Brian