• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 952 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/DRA722: dra72x evm board

samgyung zhang
Expert 1060 points

Part Number: DRA722

Tool/software: Linux

hi,I found that the register configuration that in the mux_dra7xx.h is  not compatible with the dra7x's datasheet,you can see the detail on the following:

\board-support\u-boot\arch\arm\include\asm\arch\mux_dra7xx.h

#define FSC        (1 << 19)

#define SSC        (0 << 19) 

#define PEN       (1 << 16)

#define PDIS      (0 << 16)

  • 0
    TI__Mastermind 18190 points
    Hi Samgyung,

    You are right, for bit 16 there is discrepancy. Bit 16 is not correct (description is reversed) in the code. Please follow the TRM description.
    I think the reason is that before, in OMAP5, setting to 1 enabled pullups.
    For bit 19 - the same story.

    Regards,
    Stan
  • 0
    TI__Genius 13470 points

    Samgyung,

    Stan is absolutely correct. In addition register settings are also pretty well visible in our Register Descriptor Tool (RDT) that we provide as complimentary to the TRM. Screenshot below: 

    Thanks,

    Alex

  • 0 in reply to Alex Bashkov
    Expert 1060 points
    hi alex,stan,thanks you respond me soon,I still have two question,firstly,it seem that even if the register configulation are not correct in the code,but the register run well ,that is why?secondly,i am a new guy to TI's chip,where can I download the Register Descriptor Tool (RDT)?can you give me a website link?I know that TI have some interesting tool or script!thanks you very much!
  • 0 in reply to samgyung zhang
    TI__Genius 13470 points

    ,

    Regarding your second question: The Register Descriptor Tool is currently available through your TI representative. You may ping them for details.

    If you are excited for more TI Tools and Apps that may(and certainly will) leverage your work and expertise on these platforms, I can also suggest:

    • the Pad Configuration Tool (PCT) that is also available through your TI representative. This tool is an interactive software for visualization, modeling and configuration of the device pads. Basically CTRL module stuff that you can play with, generate file dumps and create your own software based on that configuration. Sample screenshot below:
      • We are also working on adding support for DRA72x in our other pad configuration tool - the PinMux tool (PMT) on  but that may take a while so PCT is the only option for now.
    • the Clock Tree Tool (CTT) that is available on  free of charge directly available to download! This Tool is an interactive software for visualization, modeling and configuration of the device clocks, DPLLs, switches, muxes, module states, and so on...basically PRCM stuff. Sample screenshot attached: 

    Hope it helps,

    thanks,

    Alex

  • 0 in reply to Alex Bashkov
    Expert 1060 points
    so cool!!I appreciate for your patience ,thank you very much for your help!
  • 0 in reply to samgyung zhang
    TI__Mastermind 18190 points
    Samgyung,
    The fast/slow slew has no effect on most interfaces and only few interfaces require it.
    For pullups (weak ones), in the broad case, they are only required for the unused pins to prevent them floating. And since they are unused, you will not notice any problems in software.
    In the rare occasion you have unused pins, and they are not configured properly (no pullup/down), they can raise slightly the power consumption but typically w/o other issues.
  • 0 in reply to Stanislav Stilyanov
    Expert 1060 points
    I was confused before,but now i get it,thank you very much.I hope you have a good day!!