Part Number: 66AK2G02
SPRABI1B, the DDR3 Design Requirements for Keystone Devices, has a dire warning about the reset to the DDR3 controller:
CAUTION—The TI DSP DDR3 controller cannot be held in reset for more than
one hour during the initial power-up. Also, the TI DSP DDR3 controller
cannot be held in reset for more than 5% of its total power-on hours. Exceeding
these limits will cause a gradual reduction in the reliability of the part.
Does this mean that the 66AK2G02 must not be held in reset for more than very brief times? In previous designs we have held our SoC in reset to tristate its outputs while externally programming flashes on the board.