About function of DRV_SyncRst() in DM365 IPNC

gomo

Hi all：
My camera's program is based on DM365 IPNC, When debug my program, it's once in a while stop and have no response. And the Uart show log is:

DRV_SyncRst: module = 47, domain = 0, state = 0

The uart cannot operate any more, and only to reset camera. I searched the source of IPNC, and found the function of DRV_SyncRst() , it'd no any remark about the function application. The function is major in mmap the phyaddr of 0x01C41000(Power/Sleep Controller). And the function is used three times:

int DRV_vpssInit()
{
DRV_SyncRst(47, 0, 0);
DRV_SyncRst(47, 0, 3);
}

int DRV_vpssExit()
{
DRV_SyncRst(47, 0, 2);
}

I don't know the function of DRV_SyncRst(), can you introduce it?
BTW, I'm also not find the introduce of Power/Sleep Controller register, which document?

over 15 years ago

0 Anshuman Saxena over 15 years ago

TI__Mastermind 19985 points

Hi,

The API is meant to do a Sync Reset (using Power and Sleep Controller) for the VPSS module. It is required to ensure that VPSS module starts up in a clean state everytime we change the usecase mode (or restart av_server).

Are you facing the problem using the IPNC code as it is or have you modified the code and seeing the problem? From your description, it looks like the sync state of VPSS module is not changing.

Regards,

Anshuman

0 Jeff Hayes over 15 years ago in reply to Anshuman Saxena

TI__Expert 6850 points

gomo,

Chapter 7 of the ARM SubSystem User's Guide contains the details on the PSC and it's registers:

http://focus.ti.com/lit/ug/sprufg5a/sprufg5a.pdf

0 gomo over 15 years ago in reply to Anshuman Saxena

Genius 3400 points

Hi:

Thanks your reply at first.

Yes, I don't change the sync state of VPSS. when restart av_server time after time, it is unmeant to have no response and have to reset camera. This phenomenon will cause our camera unsteadily, it's a big hidden trouble.

Is there another way to clean of VPSS module when start up?

Thanks your very much.

Regards

Gomo

0 David Meixner over 14 years ago in reply to gomo

TI__Expert 4010 points

Was this issue ever resolved? I'm seeing a similar problem after a watchdog timer reset. Any ideas as to why the VPSS might not reset in this case?

0 Alex Nancekievill over 14 years ago in reply to David Meixner

Intellectual 350 points

I am also seeing this hang after the first DRV_SyncRst and before the second. It doesn't always happen but I'd estimate somewhere around 1 in 3 board resets will trigger it. The ARM documentation provided above helps explain what DRV_SyncRst should be doing, but since I don't have the source code for this function it's hard to debug further. Gomo or David, did you crack the problem?

Thanks,

Alex

0 gomo over 14 years ago in reply to Alex Nancekievill

Genius 3400 points

Sorry, It's still exist now. In my test, if power off and then power down, this phenomenon seem to never appear. And if use board reset, it will be triggered;

And before reset your board, kill all the running program and rmmod the cmem.ko, it will be better. You can try to do it.

0 Alex Nancekievill over 14 years ago in reply to gomo

Intellectual 350 points

Hi Gomo,

Thanks for your reply. I found this thread http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/100/t/119094.aspx which seems to identify a bug inside DRV_SyncRst (pointers should be declared volatile). If you have the source for this function, could you try this fix and let me know if it works for you?

Many thanks,

Alex

0 gomo over 14 years ago in reply to Alex Nancekievill

Genius 3400 points

Hi Alex,

In our debug process, we also had found the block position.

// Wait for transition to complete

while ( (*pPTSTAT) & (0x00000001 << domain) ); // Will block here!!!

just as introduction in the note of http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/100/t/119094.aspx. And you can find the source in the file of ./av_capture/framework/drv/usermod/src/drv_vpss.

And Anshuman Saxena said :

>>The API is meant to do a Sync Reset (using Power and Sleep Controller) for the VPSS module. It is required to ensure that VPSS module starts up in a clean state everytime we change the usecase mode (or restart av_server).

If you modify the source and delete the wait process. It perhaps lead to the VPSS work abnormally, You can try to do it!

0 Alex Nancekievill over 14 years ago in reply to gomo

Intellectual 350 points

I added a timeout into all the while loops in DRV_SyncRst but it didn't help. I don't think it's caught in the while loop, it looks to me like when you program up the transition the hardware sometimes hangs. I'm wondering if the problem is that we're in userspace with interrupts turned on. Perhaps the problem is caused by a VPSS interrupt arriving just as we're trying to reset it?

Alex

Processors

Processors forum

About function of DRV_SyncRst() in DM365 IPNC