AM3352: OSC0 start-up

Kzk

Part Number: AM3352

Hello,

According to Figure 6-6 in Datasheet, it looks that CLK_M_OSC signal oscillates after all power supplies are stable. Does this mean that the input clock to XTALIN pin should be stopped untill all power supplies are stable?

Regards,
Kazu

over 8 years ago

0 Biser Gatchev-XID over 8 years ago

TI__Guru**** 393215 points

Hi,

Please see Figure 6-10 and section 5.1 (parameter "Steady state max. voltage at all IO pins") from the AM335x Datasheet Rev. J. Voltage on OSC0 pins must never exceed VDDS_OSC + 0.3V at any time.

0 Kzk over 8 years ago in reply to Biser Gatchev-XID

Genius 5785 points

Hello Biser,

Thanks for your reply. OSC0 is connected to an LVCMOS clock source on our target board. I'd like to know whether XTALIN pin can be input the clock or not during the red period.

Regards,
Kazu

0 Biser Gatchev-XID over 8 years ago in reply to Kzk

TI__Guru**** 393215 points

The best solution will be to supply the external clock source from the same power rail that supplies VDDS_OSC. If clock pulses are present on XTALIN before VDDS_OSC has fully ramped-up and stabilized, the input may be damaged.

0 Biser Gatchev-XID over 8 years ago in reply to Biser Gatchev-XID

TI__Guru**** 393215 points

See Figure 6-11 in the AM335x Datasheet Rev. J.

Processors

Processors forum

AM3352: OSC0 start-up