TMS320C6678: High speed signal simulation of SRIO and Hyperlink. Will be used the IBIS model that download it at TI website.

line zhang

Part Number: TMS320C6678

I used two TMS320C6678 DSP in my system. And connect each other used the Hyperlink and connect to Xilinx FPGA(A7) used the SRIO. Hyperlink Speed: 12.5Gbps; SRIO Speed: 3.125Gbps.

In order to meet the performance, I used the Hyperlynx and IBIS model to simulate the hyperlink and SRIO.

But there is not IBIS model in hyperlink pins and SRIO pins.

e.g:

so can you help me to select the high speed IBIS mode for hyperlink/SRIO/SGMII/PCIe simulation?

If you have the newest IBIS model or IBIS-AMI model. Can you provide them to me?

over 8 years ago

0 Yordan Kovachev over 8 years ago

TI__Guru**** 161600 points

Hi,

I've notified the hw team. Their feedback will be posted here.

Best Regards,
Yordan

0 Tom Johnson 16214 over 8 years ago in reply to Yordan Kovachev

TI__Mastermind 46460 points

Line,

SERDES interfaces on the C6678, including HyperLink and SRIO, require sophisticated, non-linear models that cannot be supported in standard IBIS models. Due to the difficulty supporting these models and their proprietary nature, these are only provided to customers under strict license. The process for this is not managed through the E2E forum. You need to contact your TI FAE.

Also note that the HyperLink data rate is limited to 10GBaud. This is contained in Advisory 21 in the Errata document.

Tom

0 Tom Johnson 16214 over 8 years ago in reply to Tom Johnson 16214

TI__Mastermind 46460 points

Can this be closed?

Processors

Processors forum

TMS320C6678: High speed signal simulation of SRIO and Hyperlink. Will be used the IBIS model that download it at TI website.