Is there a document that shows the memory map for the asynchronous EMIFA signals (address lines, chip selects) in relation to the unified memory space in the 6748 DSP? Does each /CS control a specific 32MB memory space or is it determined by the linker? I was certain I had seen a document that explained this, but I can't seem to find it now.
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
