• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 664 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2H14: Terminating unused timer output and input pins

Madhu Sharma
Expert 2915 points

Part Number: 66AK2H14

Hi,

Please mention how to terminate unused timer input and outputs of 66AK2H14 SOC.

Thanks & Regards,

Madhu

  • 0
    TI__Guru**** 161600 points

    Hi,

    Bellow are the general rules for unused pins in Keystone II devices:

    "Generally, if internal pull-up or pull-down resistors are included, the pins can be left unconnected. Any pin that is output-only can always be left unconnected. Normally, if internal pull-up and pull-down resistors are not included, pins can still be floated with no functional issues for the device. However, this normally causes additional leakage currents that can be eliminated if external pull-up or pull-down resistors are used.

    Inputs that are not floating have a leakage current of approximately 100 uA per pin. Leakage current is the same for a high- or low-input (either pull-up or pull-down resistors can be used). When the pins are floating, the leakage can be several milliamps per pin. Connections directly to power or ground can be used only if the pins can be assured to never be configured as outputs and the boundary scan is not run on those pins." 

    You can leave the timer pins unconnected. 

    Best Regards, 
    Yordan

  • 0 in reply to Yordan Kovachev
    Expert 2915 points
    Hi,

    Thanks for the inputs.

    Please let me know how to terminate un-used DDR data pins. Those are bidirectional & without any internal pull up or down.

    Regards,
    Madhu
  • 0 in reply to Madhu Sharma
    TI__Guru**** 161600 points
    This is clearly stated in the Hardware Design Guide for Keystone II Devices (www.ti.com/.../sprabv0.pdf)

    Please read the document. This is described in Section 6.8.3 Unused DDR3 Pin Requirement.

    Best Regards,
    Yordan