TDA3: EMIF configuration is not consistent between DM and TRM.

Yasuhiro Mitsui

Part Number: TDA3

Hello,

Regarding TDA3x EMIF, the Section 8.9.2.2 "DDR3 Device Combinations" in DM say, the EMIF does not support 4 chips x 8bit configuration both With/Without ECC.

However, Figure 11-3. "EMIF DDR2/DDR3/DDR3L Configuration Without ECC" in TRM shows 4chips x 8bit configuration.

Which is correct ?
Missing 4 chips configuration in DM ?
Figure 11-3 in TRM is only valid for narrow mode ?

Best Regards,
Yasuhiro Mitsui

over 9 years ago

0 Lyuben Aleksiev over 9 years ago

TI__Prodigy 515 points

Hi Yasuhiro,

All valid combinations as well as the allowed number of DDR3 devices are shown in Table 8-35. Supported DDR3 Device Combinations (SRPS964C).
TRM will be updated as needed in the next revision of the document.

Regards,
Lyuben.

Processors

Processors forum

TDA3: EMIF configuration is not consistent between DM and TRM.