• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 672 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/AM3352: ICEPICK_RST bit source

Ankur Tank
Expert 2985 points

Part Number: AM3352

Tool/software: Linux

Hello,

What reset causes ICEPICK_RST bit to set in PRM_RSTST register (0x44E00F08),

can that reset be simulated by pulling some pin high/low ?

Thank you,

Regards,

  • 0
    TI__Guru**** 393215 points
    Hi,

    The PRM_RSTST register description states:
    "This register logs the global reset sources. Each bit is set upon release of the domain reset signal. Must be cleared by software (warm reset insensitive)."

    The ICEPICK_RST bit description states:
    "This is a source of global warm reset initiated by the emulation."

    Can you please describe in more detail what is the purpose of this query?
  • 0 in reply to Biser Gatchev-XID
    Expert 2985 points
    Thank you for reply Guru Biser,

    Mainly I want to test my application script which logs the reset reason on every boot.
    I tested other reset reason
    e.g. for COLD_RESET - power disconnection
    GLOBAL_WARM_SW_RST - by running "reboot" command
    WDT1_RST - by killing watchdog application which was kicking watchdog.
    EXTERNAL_WARM_RST - By pulling EXTERNAL_WARM_RST(SYS_RESETn) pin low.

    However I don't know how to test ICEPICK_RST bit, I don't know how this reset will be performed. I tried pulling JTAG_TRSTn pin low however it doesn't set ICEPICK_RST bit in PRM_RSTST.

    So I wanted to know if there is a way to trigger IcePick reset.

    Thank you,

    Regards,
    Ankur
  • 0 in reply to Ankur Tank
    TI__Guru**** 393215 points
    Table 8-25 in the AM335x TRM Rev. P shows that TRSTn does not reset the emulation logic. You may also look in section 27.1.2.2.1 and see if the WIR feature (EMU0 pin low at boot time) will not activate the ICEPICK reset.