This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRIO interconnect guidelines

Other Parts Discussed in Thread: TMS320C6457

Dear colleagues,

 

Could you explain to me about requirement for separation one RX/TX pair inside 4X connection as well separation for any SRIO trace from foreigner signal (e.g. power, lvcmos etc).

TMS320TCI6484 and TMS320C6457 SerDes Implementation Guidelines SPRAAY1A—October 2009 Page 6 of 14 said just  "at least 2X the differential spacing", but  I suggest that is too simple to be truth.

 

BR & Thanks,

Serge