This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: Simulation issues

Part Number: AM3352


Hello

I am working on DDR3 simulation by HyperLynx.

Now I have some issue during parameters setting.

1) it mentioned that Pin D2 and D1 are not defined as differential pair in IBIS module.

2) during ODT IBIS module selectors, for DQS and DQS# cannot be chosen as same model, then it will be reported as an error

Can anyone help me on this?

thanks

  • The IBIS experts have been notified. They will respond here.
  • Hi,
    1) The clocks for the AM3352 are not actually driven by a differential output driver. The CK and CKN signals are generated internal to the logic where CKN is a compliment to CK. These are then driven out two separate single-ended drivers.
    2) I am not sure how HyperLinx handles ODT but we have a different model for reads with each ODT value and for writes with the ODT disabled. You need to select the proper model for the ODT you are simulating.
    Regards,
    Bill