This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3517: Configuring memory caching

Guru 20755 points
Part Number: AM3517

Hello,

I am trying to find cortex a registers for defining a memory space as cacheable or non-cacheable .

I've been searching in TRM, but can't find it in memory map.

Is there some memory space which by default defines as non-cacheable ?

Thank you for your assistance,

Ran