• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 3 answers
  • Subscribers 97 subscribers
  • Views 1020 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS: TDA2x

Lingcon
Expert 1450 points


Tool/software: TI-RTOS

Dear，

I use TDA2x chip now，there are some quesitons about this chip,please give me some help.

I use the SDK :VISION_SDK_02_11_00_00,I know there are two cortex-A15:  cortex-A15-0 and  cortex-A15-1.

Generally speaking，cortex-A15-0 should master core，cortex-A15-1 and other cores are slave cores。

while system starts up，cortex-A15-0 initializes the whole system，this time，cortex-A15-1 does not need do any initialization work。

my understanding is right or not？

I want to confirm this information，thanks in advance.

BRS,

Meng

  • 0
    TI__Guru 55685 points
    Hi Meng,

    You are correct that Cortex A15-0 is the master and rest are slave cores including Cortex A15-1.
    However the whole system is not initialized by Cortex A15-0.
    System initialization depends upon the application.
    Many links, peripherals, etc. are initialized by IPU1_0.
    Also Vision SDK supports the Cortex A15-1 only in SMP mode with Cortex A15-0.

    Regards,
    Rishabh
  • 0 in reply to Rishabh Garg
    Expert 1450 points

    HI  Rishabh，

    Thank you for your reply.

    "Also Vision SDK supports the Cortex A15-1 only in SMP mode with Cortex A15-0."

    In SMP mode, after the  Cortex A15-0 starts up, the Cortex  A15-1 can work automatically,  if it is unnecessary to communicate between Cortex A15-1  and  Cortex A15-0?

    my understanding is right or not?

    BRS,

    Meng

  • 0 in reply to Lingcon
    TI__Guru 55685 points
    Hi Meng,

    In SMP mode BIOS will take care of scheduling tasks on either Core 0 or Core 1.
    This means Core 1 will work automatically, no separate communication is needed.

    Regards,
    Rishabh
  • 0 in reply to Rishabh Garg
    Expert 1450 points
    HI Rishabh，

    Thank you for your reply.

    if so, for the communication between arm(Cortex A15-0 and Cortex A15-1) and DSP （C66_0 or C66_1）,the communication for DSP is for all arm cortex-A15 cores, not only for Cortex A15-0 or Cortex A15-1?

    my understanding is right or not?

    BRS,
    Meng
  • 0 in reply to Lingcon
    TI__Guru 55685 points
    Hi Meng,

    In SMP mode both the A15 cores will be treated as one entity.
    This means DSP will not communicate with A15_0 and A15_1 individually.
    Hope this helps.

    Regards,
    Rishabh