Greetings,
We have a strange issue with the DMA QUEPRI register being reset to TI defaults (T0: priority 3, T1: priority 7) every time we call the eVRU video display algorithm.
The register is being set to the defaults regardless of what has specified for the DMAN3.queuePri array (which works fine up until we call the algorithm).
The fact that the values are the TI DMAN3 defaults is suspicious to me.
I've looked at the codec stub source and it looks like they are using DMAN3, ACPY3, and QDMA.
We are using Codec Engine 2.10.01 package + MV 2.6.10 kernel.
The issue existed to some extent on the 1.3 silicon revision, but it was not severe enough to stop our push for production units.
Now that our manufacturer has run out of old revision and started using the 2.1 PG revision chips, the problem is so severe that we cannot ship out our products.
Is it possible that there's a bug in one of these that do not use the specified values or is it more likely the codec itself is doing something?
The symptoms of this are EDMA missed events being trapped by the error interrupt handler on the ARM side which leads to any one of the following:
1. EMAC transfer errors
2. MMC/SD card missed events and subsequent lockups
3. McASP missed deadlines which shift the samples or lock ups
... basically, anything that relies on EDMA to complete in any reasonable deadline is being hosed eventually.
If anyone has seen this issue before, feel free to chime in!
Regards,
David